✨
This commit is contained in:
NikolajDanger
265
tests/scan.asm
265
tests/scan.asm
@ -17,173 +17,142 @@
|
||||
_stop_:
|
||||
ori $2, $0, 10
|
||||
syscall
|
||||
# Function incr
|
||||
incr:
|
||||
sw $31, -4($29)
|
||||
addi $29, $29, -8
|
||||
# ori _param_a_1_,$2,0
|
||||
# ori _param_b_2_,$3,0
|
||||
# ori _plus_L_4_,_param_a_1_,0
|
||||
# ori _plus_R_5_,_param_b_2_,0
|
||||
add $2, $2, $3
|
||||
# was: add _incrres_3_, _plus_L_4_, _plus_R_5_
|
||||
# ori $2,_incrres_3_,0
|
||||
addi $29, $29, 8
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function writeInt
|
||||
writeInt:
|
||||
sw $31, -4($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -12
|
||||
# ori _param_n_6_,$2,0
|
||||
ori $16, $2, 0
|
||||
# was: ori _tmp_8_, _param_n_6_, 0
|
||||
# ori _writeIntres_7_,_tmp_8_,0
|
||||
ori $2, $16, 0
|
||||
# was: ori $2, _writeIntres_7_, 0
|
||||
jal putint
|
||||
# was: jal putint, $2
|
||||
ori $2, $16, 0
|
||||
# was: ori $2, _writeIntres_7_, 0
|
||||
addi $29, $29, 12
|
||||
lw $16, -8($29)
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function main
|
||||
main:
|
||||
sw $31, -4($29)
|
||||
sw $21, -28($29)
|
||||
sw $20, -24($29)
|
||||
sw $19, -20($29)
|
||||
sw $18, -16($29)
|
||||
sw $17, -12($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -28
|
||||
ori $2, $0, 3
|
||||
# was: ori _size_reg_11_, $0, 3
|
||||
addi $29, $29, -32
|
||||
ori $3, $0, 3
|
||||
# was: ori _size_reg_3_, $0, 3
|
||||
# dynalloc
|
||||
ori $3, $28, 0
|
||||
# was: ori _letBind_10_, $28, 0
|
||||
sll $4, $2, 2
|
||||
# was: sll _tmp_14_, _size_reg_11_, 2
|
||||
addi $4, $4, 4
|
||||
# was: addi _tmp_14_, _tmp_14_, 4
|
||||
add $28, $28, $4
|
||||
# was: add $28, $28, _tmp_14_
|
||||
ori $6, $28, 0
|
||||
# was: ori _letBind_2_, $28, 0
|
||||
sll $2, $3, 2
|
||||
# was: sll _tmp_6_, _size_reg_3_, 2
|
||||
addi $2, $2, 4
|
||||
# was: addi _tmp_6_, _tmp_6_, 4
|
||||
add $28, $28, $2
|
||||
# was: add $28, $28, _tmp_6_
|
||||
sw $3, 0($6)
|
||||
# was: sw _size_reg_3_, 0(_letBind_2_)
|
||||
addi $3, $6, 4
|
||||
# was: addi _addr_reg_4_, _letBind_2_, 4
|
||||
ori $2, $0, 1
|
||||
# was: ori _tmp_reg_5_, $0, 1
|
||||
sw $2, 0($3)
|
||||
# was: sw _size_reg_11_, 0(_letBind_10_)
|
||||
addi $2, $3, 4
|
||||
# was: addi _addr_reg_12_, _letBind_10_, 4
|
||||
ori $4, $0, 1
|
||||
# was: ori _tmp_reg_13_, $0, 1
|
||||
sw $4, 0($2)
|
||||
# was: sw _tmp_reg_13_, 0(_addr_reg_12_)
|
||||
addi $2, $2, 4
|
||||
# was: addi _addr_reg_12_, _addr_reg_12_, 4
|
||||
ori $4, $0, 2
|
||||
# was: ori _tmp_reg_13_, $0, 2
|
||||
sw $4, 0($2)
|
||||
# was: sw _tmp_reg_13_, 0(_addr_reg_12_)
|
||||
addi $2, $2, 4
|
||||
# was: addi _addr_reg_12_, _addr_reg_12_, 4
|
||||
ori $4, $0, 3
|
||||
# was: ori _tmp_reg_13_, $0, 3
|
||||
sw $4, 0($2)
|
||||
# was: sw _tmp_reg_13_, 0(_addr_reg_12_)
|
||||
addi $2, $2, 4
|
||||
# was: addi _addr_reg_12_, _addr_reg_12_, 4
|
||||
# ori _arr_reg_17_,_letBind_10_,0
|
||||
ori $2, $0, 0
|
||||
# was: ori _nelem_reg_20_, $0, 0
|
||||
lw $17, 0($3)
|
||||
# was: lw _size_reg_16_, 0(_arr_reg_17_)
|
||||
# was: sw _tmp_reg_5_, 0(_addr_reg_4_)
|
||||
addi $3, $3, 4
|
||||
# was: addi _addr_reg_4_, _addr_reg_4_, 4
|
||||
ori $2, $0, 2
|
||||
# was: ori _tmp_reg_5_, $0, 2
|
||||
sw $2, 0($3)
|
||||
# was: sw _tmp_reg_5_, 0(_addr_reg_4_)
|
||||
addi $3, $3, 4
|
||||
# was: addi _addr_reg_4_, _addr_reg_4_, 4
|
||||
ori $2, $0, 3
|
||||
# was: ori _tmp_reg_5_, $0, 3
|
||||
sw $2, 0($3)
|
||||
# was: sw _tmp_reg_5_, 0(_addr_reg_4_)
|
||||
addi $3, $3, 4
|
||||
# was: addi _addr_reg_4_, _addr_reg_4_, 4
|
||||
# ori _arr_reg_9_,_letBind_2_,0
|
||||
ori $8, $0, 0
|
||||
# was: ori _nelem_reg_12_, $0, 0
|
||||
lw $3, 0($6)
|
||||
# was: lw _size_reg_8_, 0(_arr_reg_9_)
|
||||
# dynalloc
|
||||
ori $2, $28, 0
|
||||
# was: ori _letBind_7_, $28, 0
|
||||
sll $4, $3, 2
|
||||
# was: sll _tmp_21_, _size_reg_8_, 2
|
||||
addi $4, $4, 4
|
||||
# was: addi _tmp_21_, _tmp_21_, 4
|
||||
add $28, $28, $4
|
||||
# was: add $28, $28, _tmp_21_
|
||||
sw $3, 0($2)
|
||||
# was: sw _size_reg_8_, 0(_letBind_7_)
|
||||
addi $4, $2, 4
|
||||
# was: addi _addr_reg_13_, _letBind_7_, 4
|
||||
ori $5, $0, 0
|
||||
# was: ori _i_reg_14_, $0, 0
|
||||
addi $6, $6, 4
|
||||
# was: addi _elem_reg_10_, _arr_reg_9_, 4
|
||||
_loop_beg_15_:
|
||||
sub $7, $5, $3
|
||||
# was: sub _tmp_reg_17_, _i_reg_14_, _size_reg_8_
|
||||
bgez $7, _loop_end_16_
|
||||
# was: bgez _tmp_reg_17_, _loop_end_16_
|
||||
lw $7, 0($6)
|
||||
# was: lw _res_reg_11_, 0(_elem_reg_10_)
|
||||
addi $6, $6, 4
|
||||
# was: addi _elem_reg_10_, _elem_reg_10_, 4
|
||||
# ori _plus_L_19_,_nelem_reg_12_,0
|
||||
# ori _plus_R_20_,_res_reg_11_,0
|
||||
add $8, $8, $7
|
||||
# was: add _fun_arg_res_18_, _plus_L_19_, _plus_R_20_
|
||||
# ori _nelem_reg_12_,_fun_arg_res_18_,0
|
||||
sw $8, 0($4)
|
||||
# was: sw _nelem_reg_12_, 0(_addr_reg_13_)
|
||||
addi $4, $4, 4
|
||||
# was: addi _addr_reg_13_, _addr_reg_13_, 4
|
||||
addi $5, $5, 1
|
||||
# was: addi _i_reg_14_, _i_reg_14_, 1
|
||||
j _loop_beg_15_
|
||||
_loop_end_16_:
|
||||
# map
|
||||
# ori _arr_reg_23_,_letBind_7_,0
|
||||
lw $17, 0($2)
|
||||
# was: lw _size_reg_22_, 0(_arr_reg_23_)
|
||||
# dynalloc
|
||||
ori $16, $28, 0
|
||||
# was: ori _letBind_15_, $28, 0
|
||||
sll $4, $17, 2
|
||||
# was: sll _tmp_27_, _size_reg_16_, 2
|
||||
addi $4, $4, 4
|
||||
# was: addi _tmp_27_, _tmp_27_, 4
|
||||
add $28, $28, $4
|
||||
# was: add $28, $28, _tmp_27_
|
||||
sw $17, 0($16)
|
||||
# was: sw _size_reg_16_, 0(_letBind_15_)
|
||||
addi $19, $16, 4
|
||||
# was: addi _addr_reg_21_, _letBind_15_, 4
|
||||
ori $18, $0, 0
|
||||
# was: ori _i_reg_22_, $0, 0
|
||||
addi $20, $3, 4
|
||||
# was: addi _elem_reg_18_, _arr_reg_17_, 4
|
||||
_loop_beg_23_:
|
||||
sub $3, $18, $17
|
||||
# was: sub _tmp_reg_25_, _i_reg_22_, _size_reg_16_
|
||||
bgez $3, _loop_end_24_
|
||||
# was: bgez _tmp_reg_25_, _loop_end_24_
|
||||
lw $3, 0($20)
|
||||
# was: lw _res_reg_19_, 0(_elem_reg_18_)
|
||||
addi $20, $20, 4
|
||||
# was: addi _elem_reg_18_, _elem_reg_18_, 4
|
||||
# ori $2,_nelem_reg_20_,0
|
||||
# ori $3,_res_reg_19_,0
|
||||
jal incr
|
||||
# was: jal incr, $2 $3
|
||||
# ori _tmp_reg_26_,$2,0
|
||||
# ori _nelem_reg_20_,_tmp_reg_26_,0
|
||||
sw $2, 0($19)
|
||||
# was: sw _nelem_reg_20_, 0(_addr_reg_21_)
|
||||
addi $19, $19, 4
|
||||
# was: addi _addr_reg_21_, _addr_reg_21_, 4
|
||||
addi $18, $18, 1
|
||||
# was: addi _i_reg_22_, _i_reg_22_, 1
|
||||
j _loop_beg_23_
|
||||
_loop_end_24_:
|
||||
# map
|
||||
ori $2, $16, 0
|
||||
# was: ori _arr_reg_29_, _letBind_15_, 0
|
||||
lw $16, 0($2)
|
||||
# was: lw _size_reg_28_, 0(_arr_reg_29_)
|
||||
# dynalloc
|
||||
ori $17, $28, 0
|
||||
# was: ori _mainres_9_, $28, 0
|
||||
sll $3, $16, 2
|
||||
# was: sll _tmp_38_, _size_reg_28_, 2
|
||||
# was: ori _mainres_1_, $28, 0
|
||||
sll $3, $17, 2
|
||||
# was: sll _tmp_33_, _size_reg_22_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_38_, _tmp_38_, 4
|
||||
# was: addi _tmp_33_, _tmp_33_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_38_
|
||||
sw $16, 0($17)
|
||||
# was: sw _size_reg_28_, 0(_mainres_9_)
|
||||
addi $18, $17, 4
|
||||
# was: addi _addr_reg_32_, _mainres_9_, 4
|
||||
# was: add $28, $28, _tmp_33_
|
||||
sw $17, 0($16)
|
||||
# was: sw _size_reg_22_, 0(_mainres_1_)
|
||||
addi $18, $16, 4
|
||||
# was: addi _addr_reg_26_, _mainres_1_, 4
|
||||
ori $19, $0, 0
|
||||
# was: ori _i_reg_33_, $0, 0
|
||||
# was: ori _i_reg_27_, $0, 0
|
||||
addi $20, $2, 4
|
||||
# was: addi _elem_reg_30_, _arr_reg_29_, 4
|
||||
_loop_beg_34_:
|
||||
sub $2, $19, $16
|
||||
# was: sub _tmp_reg_36_, _i_reg_33_, _size_reg_28_
|
||||
bgez $2, _loop_end_35_
|
||||
# was: bgez _tmp_reg_36_, _loop_end_35_
|
||||
lw $2, 0($20)
|
||||
# was: lw _res_reg_31_, 0(_elem_reg_30_)
|
||||
# was: addi _elem_reg_24_, _arr_reg_23_, 4
|
||||
_loop_beg_28_:
|
||||
sub $2, $19, $17
|
||||
# was: sub _tmp_reg_30_, _i_reg_27_, _size_reg_22_
|
||||
bgez $2, _loop_end_29_
|
||||
# was: bgez _tmp_reg_30_, _loop_end_29_
|
||||
lw $21, 0($20)
|
||||
# was: lw _res_reg_25_, 0(_elem_reg_24_)
|
||||
addi $20, $20, 4
|
||||
# was: addi _elem_reg_30_, _elem_reg_30_, 4
|
||||
# ori $2,_res_reg_31_,0
|
||||
jal writeInt
|
||||
# was: jal writeInt, $2
|
||||
# ori _tmp_reg_37_,$2,0
|
||||
# ori _res_reg_31_,_tmp_reg_37_,0
|
||||
sw $2, 0($18)
|
||||
# was: sw _res_reg_31_, 0(_addr_reg_32_)
|
||||
# was: addi _elem_reg_24_, _elem_reg_24_, 4
|
||||
# ori _tmp_32_,_res_reg_25_,0
|
||||
# ori _fun_arg_res_31_,_tmp_32_,0
|
||||
ori $2, $21, 0
|
||||
# was: ori $2, _fun_arg_res_31_, 0
|
||||
jal putint
|
||||
# was: jal putint, $2
|
||||
# ori _res_reg_25_,_fun_arg_res_31_,0
|
||||
sw $21, 0($18)
|
||||
# was: sw _res_reg_25_, 0(_addr_reg_26_)
|
||||
addi $18, $18, 4
|
||||
# was: addi _addr_reg_32_, _addr_reg_32_, 4
|
||||
# was: addi _addr_reg_26_, _addr_reg_26_, 4
|
||||
addi $19, $19, 1
|
||||
# was: addi _i_reg_33_, _i_reg_33_, 1
|
||||
j _loop_beg_34_
|
||||
_loop_end_35_:
|
||||
ori $2, $17, 0
|
||||
# was: ori $2, _mainres_9_, 0
|
||||
addi $29, $29, 28
|
||||
# was: addi _i_reg_27_, _i_reg_27_, 1
|
||||
j _loop_beg_28_
|
||||
_loop_end_29_:
|
||||
ori $2, $16, 0
|
||||
# was: ori $2, _mainres_1_, 0
|
||||
addi $29, $29, 32
|
||||
lw $21, -28($29)
|
||||
lw $20, -24($29)
|
||||
lw $19, -20($29)
|
||||
lw $18, -16($29)
|
||||
|
||||
Reference in New Issue
Block a user