seathu
This commit is contained in:
NikolajDanger
@ -17,189 +17,316 @@
|
||||
_stop_:
|
||||
ori $2, $0, 10
|
||||
syscall
|
||||
# Function main
|
||||
main:
|
||||
# Function plus5
|
||||
plus5:
|
||||
sw $31, -4($29)
|
||||
addi $29, $29, -8
|
||||
# ori _param_x_1_,$2,0
|
||||
# ori _plus_L_3_,_param_x_1_,0
|
||||
ori $3, $0, 5
|
||||
# was: ori _plus_R_4_, $0, 5
|
||||
add $2, $2, $3
|
||||
# was: add _plus5res_2_, _plus_L_3_, _plus_R_4_
|
||||
# ori $2,_plus5res_2_,0
|
||||
addi $29, $29, 8
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function mul2
|
||||
mul2:
|
||||
sw $31, -4($29)
|
||||
addi $29, $29, -8
|
||||
# ori _param_x_5_,$2,0
|
||||
ori $3, $2, 0
|
||||
# was: ori _plus_L_7_, _param_x_5_, 0
|
||||
# ori _plus_R_8_,_param_x_5_,0
|
||||
add $2, $3, $2
|
||||
# was: add _mul2res_6_, _plus_L_7_, _plus_R_8_
|
||||
# ori $2,_mul2res_6_,0
|
||||
addi $29, $29, 8
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function testcomp
|
||||
testcomp:
|
||||
sw $31, -4($29)
|
||||
addi $29, $29, -8
|
||||
# ori _param_x_9_,$2,0
|
||||
# ori _arg_12_,_param_x_9_,0
|
||||
# ori $2,_arg_12_,0
|
||||
jal write_int_arr
|
||||
# was: jal write_int_arr, $2
|
||||
# ori _arg_11_,$2,0
|
||||
# ori $2,_arg_11_,0
|
||||
jal write_int_arr
|
||||
# was: jal write_int_arr, $2
|
||||
# ori _testcompres_10_,$2,0
|
||||
# ori $2,_testcompres_10_,0
|
||||
addi $29, $29, 8
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function write_int
|
||||
write_int:
|
||||
sw $31, -4($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -12
|
||||
# ori _param_x_13_,$2,0
|
||||
ori $16, $2, 0
|
||||
# was: ori _tmp_15_, _param_x_13_, 0
|
||||
# ori _write_intres_14_,_tmp_15_,0
|
||||
ori $2, $16, 0
|
||||
# was: ori $2, _write_intres_14_, 0
|
||||
jal putint
|
||||
# was: jal putint, $2
|
||||
ori $2, $16, 0
|
||||
# was: ori $2, _write_intres_14_, 0
|
||||
addi $29, $29, 12
|
||||
lw $16, -8($29)
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function write_int_arr
|
||||
write_int_arr:
|
||||
sw $31, -4($29)
|
||||
sw $21, -28($29)
|
||||
sw $20, -24($29)
|
||||
sw $19, -20($29)
|
||||
sw $18, -16($29)
|
||||
sw $17, -12($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -32
|
||||
addi $29, $29, -28
|
||||
# ori _param_x_16_,$2,0
|
||||
# ori _arr_reg_19_,_param_x_16_,0
|
||||
lw $16, 0($2)
|
||||
# was: lw _size_reg_18_, 0(_arr_reg_19_)
|
||||
ori $17, $28, 0
|
||||
# was: ori _write_int_arrres_17_, $28, 0
|
||||
sll $3, $16, 2
|
||||
# was: sll _tmp_28_, _size_reg_18_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_28_, _tmp_28_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_28_
|
||||
sw $16, 0($17)
|
||||
# was: sw _size_reg_18_, 0(_write_int_arrres_17_)
|
||||
addi $18, $17, 4
|
||||
# was: addi _addr_reg_22_, _write_int_arrres_17_, 4
|
||||
ori $19, $0, 0
|
||||
# was: ori _i_reg_23_, $0, 0
|
||||
addi $20, $2, 4
|
||||
# was: addi _elem_reg_20_, _arr_reg_19_, 4
|
||||
_loop_beg_24_:
|
||||
sub $2, $19, $16
|
||||
# was: sub _tmp_reg_26_, _i_reg_23_, _size_reg_18_
|
||||
bgez $2, _loop_end_25_
|
||||
# was: bgez _tmp_reg_26_, _loop_end_25_
|
||||
lw $2, 0($20)
|
||||
# was: lw _res_reg_21_, 0(_elem_reg_20_)
|
||||
addi $20, $20, 4
|
||||
# was: addi _elem_reg_20_, _elem_reg_20_, 4
|
||||
# ori $2,_res_reg_21_,0
|
||||
jal write_int
|
||||
# was: jal write_int, $2
|
||||
# ori _tmp_reg_27_,$2,0
|
||||
# ori _res_reg_21_,_tmp_reg_27_,0
|
||||
sw $2, 0($18)
|
||||
# was: sw _res_reg_21_, 0(_addr_reg_22_)
|
||||
addi $18, $18, 4
|
||||
# was: addi _addr_reg_22_, _addr_reg_22_, 4
|
||||
addi $19, $19, 1
|
||||
# was: addi _i_reg_23_, _i_reg_23_, 1
|
||||
j _loop_beg_24_
|
||||
_loop_end_25_:
|
||||
ori $2, $17, 0
|
||||
# was: ori $2, _write_int_arrres_17_, 0
|
||||
addi $29, $29, 28
|
||||
lw $20, -24($29)
|
||||
lw $19, -20($29)
|
||||
lw $18, -16($29)
|
||||
lw $17, -12($29)
|
||||
lw $16, -8($29)
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function boo
|
||||
boo:
|
||||
sw $31, -4($29)
|
||||
sw $20, -24($29)
|
||||
sw $19, -20($29)
|
||||
sw $18, -16($29)
|
||||
sw $17, -12($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -28
|
||||
# ori _param_a_29_,$2,0
|
||||
ori $4, $0, 5
|
||||
# was: ori _plus_L_33_, $0, 5
|
||||
ori $3, $0, 3
|
||||
# was: ori _plus_R_34_, $0, 3
|
||||
add $0, $4, $3
|
||||
# was: add _letBind_32_, _plus_L_33_, _plus_R_34_
|
||||
# ori _arr_reg_36_,_param_a_29_,0
|
||||
lw $17, 0($2)
|
||||
# was: lw _size_reg_35_, 0(_arr_reg_36_)
|
||||
ori $16, $28, 0
|
||||
# was: ori _letBind_31_, $28, 0
|
||||
sll $3, $17, 2
|
||||
# was: sll _tmp_45_, _size_reg_35_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_45_, _tmp_45_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_45_
|
||||
sw $17, 0($16)
|
||||
# was: sw _size_reg_35_, 0(_letBind_31_)
|
||||
addi $18, $16, 4
|
||||
# was: addi _addr_reg_39_, _letBind_31_, 4
|
||||
ori $19, $0, 0
|
||||
# was: ori _i_reg_40_, $0, 0
|
||||
addi $20, $2, 4
|
||||
# was: addi _elem_reg_37_, _arr_reg_36_, 4
|
||||
_loop_beg_41_:
|
||||
sub $2, $19, $17
|
||||
# was: sub _tmp_reg_43_, _i_reg_40_, _size_reg_35_
|
||||
bgez $2, _loop_end_42_
|
||||
# was: bgez _tmp_reg_43_, _loop_end_42_
|
||||
lw $2, 0($20)
|
||||
# was: lw _res_reg_38_, 0(_elem_reg_37_)
|
||||
addi $20, $20, 4
|
||||
# was: addi _elem_reg_37_, _elem_reg_37_, 4
|
||||
# ori $2,_res_reg_38_,0
|
||||
jal plus5
|
||||
# was: jal plus5, $2
|
||||
# ori _tmp_reg_44_,$2,0
|
||||
# ori _res_reg_38_,_tmp_reg_44_,0
|
||||
sw $2, 0($18)
|
||||
# was: sw _res_reg_38_, 0(_addr_reg_39_)
|
||||
addi $18, $18, 4
|
||||
# was: addi _addr_reg_39_, _addr_reg_39_, 4
|
||||
addi $19, $19, 1
|
||||
# was: addi _i_reg_40_, _i_reg_40_, 1
|
||||
j _loop_beg_41_
|
||||
_loop_end_42_:
|
||||
ori $2, $16, 0
|
||||
# was: ori _boores_30_, _letBind_31_, 0
|
||||
# ori $2,_boores_30_,0
|
||||
addi $29, $29, 28
|
||||
lw $20, -24($29)
|
||||
lw $19, -20($29)
|
||||
lw $18, -16($29)
|
||||
lw $17, -12($29)
|
||||
lw $16, -8($29)
|
||||
lw $31, -4($29)
|
||||
jr $31
|
||||
# Function main
|
||||
main:
|
||||
sw $31, -4($29)
|
||||
sw $20, -24($29)
|
||||
sw $19, -20($29)
|
||||
sw $18, -16($29)
|
||||
sw $17, -12($29)
|
||||
sw $16, -8($29)
|
||||
addi $29, $29, -28
|
||||
jal getint
|
||||
# was: jal getint, $2
|
||||
# ori _letBind_2_,$2,0
|
||||
# ori _size_reg_4_,_letBind_2_,0
|
||||
bgez $2, _safe_lab_5_
|
||||
# was: bgez _size_reg_4_, _safe_lab_5_
|
||||
ori $3, $2, 0
|
||||
# was: ori _letBind_47_, $2, 0
|
||||
# ori _size_reg_49_,_letBind_47_,0
|
||||
bgez $3, _safe_lab_50_
|
||||
# was: bgez _size_reg_49_, _safe_lab_50_
|
||||
ori $5, $0, 15
|
||||
# was: ori $5, $0, 15
|
||||
la $6, _Msg_IllegalArraySize_
|
||||
# was: la $6, _Msg_IllegalArraySize_
|
||||
j _RuntimeError_
|
||||
_safe_lab_5_:
|
||||
ori $3, $28, 0
|
||||
# was: ori _letBind_3_, $28, 0
|
||||
sll $4, $2, 2
|
||||
# was: sll _tmp_11_, _size_reg_4_, 2
|
||||
_safe_lab_50_:
|
||||
ori $2, $28, 0
|
||||
# was: ori _letBind_48_, $28, 0
|
||||
sll $4, $3, 2
|
||||
# was: sll _tmp_56_, _size_reg_49_, 2
|
||||
addi $4, $4, 4
|
||||
# was: addi _tmp_11_, _tmp_11_, 4
|
||||
# was: addi _tmp_56_, _tmp_56_, 4
|
||||
add $28, $28, $4
|
||||
# was: add $28, $28, _tmp_11_
|
||||
sw $2, 0($3)
|
||||
# was: sw _size_reg_4_, 0(_letBind_3_)
|
||||
addi $6, $3, 4
|
||||
# was: addi _addr_reg_6_, _letBind_3_, 4
|
||||
ori $5, $0, 0
|
||||
# was: ori _i_reg_7_, $0, 0
|
||||
_loop_beg_8_:
|
||||
sub $4, $5, $2
|
||||
# was: sub _tmp_reg_10_, _i_reg_7_, _size_reg_4_
|
||||
bgez $4, _loop_end_9_
|
||||
# was: bgez _tmp_reg_10_, _loop_end_9_
|
||||
sw $5, 0($6)
|
||||
# was: sw _i_reg_7_, 0(_addr_reg_6_)
|
||||
addi $6, $6, 4
|
||||
# was: addi _addr_reg_6_, _addr_reg_6_, 4
|
||||
addi $5, $5, 1
|
||||
# was: addi _i_reg_7_, _i_reg_7_, 1
|
||||
j _loop_beg_8_
|
||||
_loop_end_9_:
|
||||
ori $2, $3, 0
|
||||
# was: ori _arr_reg_14_, _letBind_3_, 0
|
||||
lw $4, 0($2)
|
||||
# was: lw _size_reg_13_, 0(_arr_reg_14_)
|
||||
ori $6, $28, 0
|
||||
# was: ori _letBind_12_, $28, 0
|
||||
sll $3, $4, 2
|
||||
# was: sll _tmp_25_, _size_reg_13_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_25_, _tmp_25_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_25_
|
||||
sw $4, 0($6)
|
||||
# was: sw _size_reg_13_, 0(_letBind_12_)
|
||||
addi $3, $6, 4
|
||||
# was: addi _addr_reg_17_, _letBind_12_, 4
|
||||
ori $5, $0, 0
|
||||
# was: ori _i_reg_18_, $0, 0
|
||||
addi $7, $2, 4
|
||||
# was: addi _elem_reg_15_, _arr_reg_14_, 4
|
||||
_loop_beg_19_:
|
||||
sub $2, $5, $4
|
||||
# was: sub _tmp_reg_21_, _i_reg_18_, _size_reg_13_
|
||||
bgez $2, _loop_end_20_
|
||||
# was: bgez _tmp_reg_21_, _loop_end_20_
|
||||
lw $2, 0($7)
|
||||
# was: lw _res_reg_16_, 0(_elem_reg_15_)
|
||||
addi $7, $7, 4
|
||||
# was: addi _elem_reg_15_, _elem_reg_15_, 4
|
||||
ori $8, $2, 0
|
||||
# was: ori _plus_L_23_, _res_reg_16_, 0
|
||||
ori $2, $0, 5
|
||||
# was: ori _plus_R_24_, $0, 5
|
||||
add $2, $8, $2
|
||||
# was: add _fun_arg_res_22_, _plus_L_23_, _plus_R_24_
|
||||
# ori _res_reg_16_,_fun_arg_res_22_,0
|
||||
sw $2, 0($3)
|
||||
# was: sw _res_reg_16_, 0(_addr_reg_17_)
|
||||
addi $3, $3, 4
|
||||
# was: addi _addr_reg_17_, _addr_reg_17_, 4
|
||||
addi $5, $5, 1
|
||||
# was: addi _i_reg_18_, _i_reg_18_, 1
|
||||
j _loop_beg_19_
|
||||
_loop_end_20_:
|
||||
ori $2, $6, 0
|
||||
# was: ori _arr_reg_28_, _letBind_12_, 0
|
||||
lw $4, 0($2)
|
||||
# was: lw _size_reg_27_, 0(_arr_reg_28_)
|
||||
ori $5, $28, 0
|
||||
# was: ori _letBind_26_, $28, 0
|
||||
sll $3, $4, 2
|
||||
# was: sll _tmp_39_, _size_reg_27_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_39_, _tmp_39_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_39_
|
||||
sw $4, 0($5)
|
||||
# was: sw _size_reg_27_, 0(_letBind_26_)
|
||||
addi $3, $5, 4
|
||||
# was: addi _addr_reg_31_, _letBind_26_, 4
|
||||
# was: add $28, $28, _tmp_56_
|
||||
sw $3, 0($2)
|
||||
# was: sw _size_reg_49_, 0(_letBind_48_)
|
||||
addi $5, $2, 4
|
||||
# was: addi _addr_reg_51_, _letBind_48_, 4
|
||||
ori $6, $0, 0
|
||||
# was: ori _i_reg_32_, $0, 0
|
||||
addi $7, $2, 4
|
||||
# was: addi _elem_reg_29_, _arr_reg_28_, 4
|
||||
_loop_beg_33_:
|
||||
sub $2, $6, $4
|
||||
# was: sub _tmp_reg_35_, _i_reg_32_, _size_reg_27_
|
||||
bgez $2, _loop_end_34_
|
||||
# was: bgez _tmp_reg_35_, _loop_end_34_
|
||||
lw $2, 0($7)
|
||||
# was: lw _res_reg_30_, 0(_elem_reg_29_)
|
||||
addi $7, $7, 4
|
||||
# was: addi _elem_reg_29_, _elem_reg_29_, 4
|
||||
ori $8, $2, 0
|
||||
# was: ori _plus_L_37_, _res_reg_30_, 0
|
||||
# ori _plus_R_38_,_res_reg_30_,0
|
||||
add $2, $8, $2
|
||||
# was: add _fun_arg_res_36_, _plus_L_37_, _plus_R_38_
|
||||
# ori _res_reg_30_,_fun_arg_res_36_,0
|
||||
sw $2, 0($3)
|
||||
# was: sw _res_reg_30_, 0(_addr_reg_31_)
|
||||
addi $3, $3, 4
|
||||
# was: addi _addr_reg_31_, _addr_reg_31_, 4
|
||||
# was: ori _i_reg_52_, $0, 0
|
||||
_loop_beg_53_:
|
||||
sub $4, $6, $3
|
||||
# was: sub _tmp_reg_55_, _i_reg_52_, _size_reg_49_
|
||||
bgez $4, _loop_end_54_
|
||||
# was: bgez _tmp_reg_55_, _loop_end_54_
|
||||
sw $6, 0($5)
|
||||
# was: sw _i_reg_52_, 0(_addr_reg_51_)
|
||||
addi $5, $5, 4
|
||||
# was: addi _addr_reg_51_, _addr_reg_51_, 4
|
||||
addi $6, $6, 1
|
||||
# was: addi _i_reg_32_, _i_reg_32_, 1
|
||||
j _loop_beg_33_
|
||||
_loop_end_34_:
|
||||
# ori _arr_reg_41_,_letBind_26_,0
|
||||
lw $16, 0($5)
|
||||
# was: lw _size_reg_40_, 0(_arr_reg_41_)
|
||||
# was: addi _i_reg_52_, _i_reg_52_, 1
|
||||
j _loop_beg_53_
|
||||
_loop_end_54_:
|
||||
# ori _plus_L_59_,_letBind_47_,0
|
||||
ori $4, $3, 0
|
||||
# was: ori _plus_R_60_, _letBind_47_, 0
|
||||
add $0, $3, $4
|
||||
# was: add _letBind_58_, _plus_L_59_, _plus_R_60_
|
||||
ori $4, $3, 0
|
||||
# was: ori _plus_L_63_, _letBind_47_, 0
|
||||
# ori _plus_R_64_,_letBind_47_,0
|
||||
add $4, $4, $3
|
||||
# was: add _plus_L_61_, _plus_L_63_, _plus_R_64_
|
||||
# ori _plus_R_62_,_letBind_47_,0
|
||||
add $0, $4, $3
|
||||
# was: add _letBind_57_, _plus_L_61_, _plus_R_62_
|
||||
# ori _arg_66_,_letBind_48_,0
|
||||
# ori $2,_arg_66_,0
|
||||
jal boo
|
||||
# was: jal boo, $2
|
||||
# ori _letBind_65_,$2,0
|
||||
# ori _arr_reg_69_,_letBind_65_,0
|
||||
lw $16, 0($2)
|
||||
# was: lw _size_reg_68_, 0(_arr_reg_69_)
|
||||
ori $17, $28, 0
|
||||
# was: ori _mainres_1_, $28, 0
|
||||
sll $2, $16, 2
|
||||
# was: sll _tmp_51_, _size_reg_40_, 2
|
||||
addi $2, $2, 4
|
||||
# was: addi _tmp_51_, _tmp_51_, 4
|
||||
add $28, $28, $2
|
||||
# was: add $28, $28, _tmp_51_
|
||||
# was: ori _letBind_67_, $28, 0
|
||||
sll $3, $16, 2
|
||||
# was: sll _tmp_78_, _size_reg_68_, 2
|
||||
addi $3, $3, 4
|
||||
# was: addi _tmp_78_, _tmp_78_, 4
|
||||
add $28, $28, $3
|
||||
# was: add $28, $28, _tmp_78_
|
||||
sw $16, 0($17)
|
||||
# was: sw _size_reg_40_, 0(_mainres_1_)
|
||||
# was: sw _size_reg_68_, 0(_letBind_67_)
|
||||
addi $18, $17, 4
|
||||
# was: addi _addr_reg_44_, _mainres_1_, 4
|
||||
# was: addi _addr_reg_72_, _letBind_67_, 4
|
||||
ori $19, $0, 0
|
||||
# was: ori _i_reg_45_, $0, 0
|
||||
addi $20, $5, 4
|
||||
# was: addi _elem_reg_42_, _arr_reg_41_, 4
|
||||
_loop_beg_46_:
|
||||
# was: ori _i_reg_73_, $0, 0
|
||||
addi $20, $2, 4
|
||||
# was: addi _elem_reg_70_, _arr_reg_69_, 4
|
||||
_loop_beg_74_:
|
||||
sub $2, $19, $16
|
||||
# was: sub _tmp_reg_48_, _i_reg_45_, _size_reg_40_
|
||||
bgez $2, _loop_end_47_
|
||||
# was: bgez _tmp_reg_48_, _loop_end_47_
|
||||
lw $21, 0($20)
|
||||
# was: lw _res_reg_43_, 0(_elem_reg_42_)
|
||||
# was: sub _tmp_reg_76_, _i_reg_73_, _size_reg_68_
|
||||
bgez $2, _loop_end_75_
|
||||
# was: bgez _tmp_reg_76_, _loop_end_75_
|
||||
lw $2, 0($20)
|
||||
# was: lw _res_reg_71_, 0(_elem_reg_70_)
|
||||
addi $20, $20, 4
|
||||
# was: addi _elem_reg_42_, _elem_reg_42_, 4
|
||||
# ori _tmp_50_,_res_reg_43_,0
|
||||
# ori _fun_arg_res_49_,_tmp_50_,0
|
||||
ori $2, $21, 0
|
||||
# was: ori $2, _fun_arg_res_49_, 0
|
||||
jal putint
|
||||
# was: jal putint, $2
|
||||
# ori _res_reg_43_,_fun_arg_res_49_,0
|
||||
sw $21, 0($18)
|
||||
# was: sw _res_reg_43_, 0(_addr_reg_44_)
|
||||
# was: addi _elem_reg_70_, _elem_reg_70_, 4
|
||||
# ori $2,_res_reg_71_,0
|
||||
jal mul2
|
||||
# was: jal mul2, $2
|
||||
# ori _tmp_reg_77_,$2,0
|
||||
# ori _res_reg_71_,_tmp_reg_77_,0
|
||||
sw $2, 0($18)
|
||||
# was: sw _res_reg_71_, 0(_addr_reg_72_)
|
||||
addi $18, $18, 4
|
||||
# was: addi _addr_reg_44_, _addr_reg_44_, 4
|
||||
# was: addi _addr_reg_72_, _addr_reg_72_, 4
|
||||
addi $19, $19, 1
|
||||
# was: addi _i_reg_45_, _i_reg_45_, 1
|
||||
j _loop_beg_46_
|
||||
_loop_end_47_:
|
||||
# was: addi _i_reg_73_, _i_reg_73_, 1
|
||||
j _loop_beg_74_
|
||||
_loop_end_75_:
|
||||
ori $2, $17, 0
|
||||
# was: ori $2, _mainres_1_, 0
|
||||
addi $29, $29, 32
|
||||
lw $21, -28($29)
|
||||
# was: ori _arg_79_, _letBind_67_, 0
|
||||
# ori $2,_arg_79_,0
|
||||
jal write_int_arr
|
||||
# was: jal write_int_arr, $2
|
||||
# ori _mainres_46_,$2,0
|
||||
# ori $2,_mainres_46_,0
|
||||
addi $29, $29, 28
|
||||
lw $20, -24($29)
|
||||
lw $19, -20($29)
|
||||
lw $18, -16($29)
|
||||
|
||||
Reference in New Issue
Block a user